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Abstract 
 Flash technology is being utilized in fuzed munition applications and, 
based on the development of digital logic devices in the commercial world, usage of 
flash technology will increase.  Digital devices of interest to designers include flash-
based microcontrollers and field programmable gate arrays (FPGAs). 
 
 Almost a decade ago, a study was undertaken to determine if flash-based 
microcontrollers could be safely used in fuzes and, if so, how should such devices be 
applied.  The results were documented in the “Technical Manual for the Use of Logic 
Devices in Safety Features.” 
 
 This paper will first review the Technical Manual and discuss the rationale 
behind the suggested architectures for microcontrollers and a brief review of the 
concern about data retention in flash cells.  An architectural feature in the 
microcontroller under study will be discussed and its use will show how to screen for 
weak or failed cells during manufacture, storage, or immediately prior to use.  As was 
done for microcontrollers a decade ago, architectures for a flash-based FPGA will be 
discussed, showing how it can be safely used in fuzes.  Additionally, architectures for 
using non-volatile (including flash-based) storage will be discussed for SRAM-based 
FPGAs. 
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Outline 
• Fuze engineering working group discussions 
– Technologies for logic devices (antifuse, EEPROM, Flash, etc.) 
• Example (non-DoD): EEPROMs and Single Board 
Computers 
• Technical Manual criteria for use of Flash/EEPROM 
• µController architectures 
• FPGA Architecture and Capabilities for flash cell 
validation 
• Performance characterization 
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Logic Device Technology 
From DoD Fuze Engineering Standardization Working Group, “Technical Manual for the Use of Logic Devices in 
Safety Features,” March 8, 2011. 
SF: Safety Feature 
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A Typical µP-Based Computer 
µP 
EEPROM RAM I/O 
Not a recommended architecture. 
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A Typical µP-Based Computer 
µP 
EEPROM RAM I/O 
Not a recommended architecture. 
Checksum/Boot Code 
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Memory Validation Required 
From DoD Fuze Engineering Standardization Working Group, “Technical Manual for the Use of Logic Devices in 
Safety Features,” March 8, 2011. 
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Memory Validation:µC Example 
From DoD Fuze Engineering Standardization Working Group, “Technical Manual for the Use of Logic Devices in 
Safety Features,” March 8, 2011. 
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SmartFusion2 FPGA Architecture 
From Microsemi documentation. 
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Smartfusion2 Fabric Configuration and eNVM 
(non-volatile memory) Integrity Tests 
From Microsemi documentation. 
13 
60th Annual Fuze Conference, May 9-11, 
2017, Cincinnati,  Ohio. 
Smartfusion2 Integrity Check 
(Power-up Digest Check) 
From Microsemi documentation. 
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Smartfusion2 Integrity Check 
(Power-up Digest Check) 
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System Controller Checks Data Integrity 
From Microsemi documentation. 
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Summary of Test Results 
• Testing smartfusion2 devices for start up time with flash cell checking on startup. 
– Using on-chip 50 MHz RC oscillator driven off-chip as the device start indicator. 
 
– Devices: 
• M2S005S:     6,060 Logic Elements, 128 kbytes ROM 
• M2S010TS: 12,084 Logic Elements, 256 kbytes ROM 
• M2S025TS: 27,696 Logic Elements, 256 kbytes ROM 
• M2S090TS: 86,315 Logic Elements, 512 kbytes ROM 
 
– No checks enabled: start time < 1 ms 
• Used 50 μs start time in device settings (this is a programmable value) 
 
– Fabric: flash cell checking enabled 
 
– NVM (non-volatile memories in on-chip computer): 
• Measured start times for 16k, 32k, 64k, 128k, 256k, and 512k memory sizes (size is programmable) 
 
– Preliminary Results for Fabric Checking (NVM Checking Disabled): Logic size vs. start time 
• M2S005S:      544 ms 
• M2S010TS:    897 ms 
• M2S025TS: 1,291 ms 
• M2S090TS: 2,530 ms 
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Typical Measurement Scheme 
Ch 2: 50 MHz Oscillator 
Ch 1: Vcore (1.2V) 
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M2S090TS Measurement Scheme 
Ch 1 is devrst_n 
Ch 2: 50 MHz Oscillator 
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System Controller Clocked by RC Oscillator 
From Microsemi documentation. 
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RC Oscillator Specification 
From Microsemi documentation. 
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Upcoming Work 
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Conclusion 
• Appears Technical Manual criteria for validating configuration memory in 
flash-based FPGAs can now mostly be met. 
– FPGA includes a µP, flash and RAM memories, and peripherals 
– Comparison done in a separate internal section but not an external device. 
– Next year’s work to investigate exporting checksum for external comparison. 
 
• Stronger validation check then notional µController architecture 
– µController architecture relies on small amount of flash being functional for 
small memory scanning/CRC calculating software routine. 
– Time for validation is not specified by manufacturer. 
 
• Validation time dependent on: 
– Size of FPGA “fabric” (logic area) 
– Amount of non-volatile memory used in the application. 
– Frequency of on-chip ring oscillator. 
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